| |
8th International System-on-Chip
(SoC)
Conference, Exhibit & Workshops
November 3 & 4, 2010
—
Hilton Irvine/Orange County Airport, Southern California
The Most Informative &
Targeted
SoC, ASIC, FPGA, ASSP, and Foundry
Technology Conference & Exhibit of the Year
Don't Miss Out! |
|
If you
have any questions or need more information, please contact:
SoC@SavantCompany.com
or
949-851-1714
Thank
you!
|
|
|
|
|
|
|
Xilinx
Keynote
|
Dr.
Ivo Bolsens, Senior Vice President and Chief Technology Officer, Xilinx Inc.
Bio:
Ivo Bolsens is senior vice president and chief technology officer (CTO),
with responsibility for advanced technology development, Xilinx research
laboratories (XRL) and Xilinx university program (XUP). Bolsens came
to Xilinx in June 2001 from the Belgium-based research center IMEC, where he
was vice president of information and communication systems. His research
included the development of knowledge-based verification for VLSI circuits,
design of digital signal processing applications, and wireless communication
terminals. He also headed the research on design technology for high-level
synthesis of DSP hardware, HW/SW co-design and system-on-chip design.
Bolsens holds a PhD in applied science and an MSEE from the Catholic
University of Leuven in Belgium.
|
|
|
Netlogic Microsystems
Keynote
|
Dr.
J. Antonio Carballo, Director, Major Accounts, Netlogic Microsystems.
Bio:
Dr.
Juan-Antonio Carballo Director of major account at Netlogic. He was
the IBM Corporation's Venture Capital Executive for
Semiconductors and Hardware Systems, responsible for creating and managing
strategic projects with top-tier Venture Capital firms and their portfolio
companies. Prior to this role, Juan-Antonio was leading research in adaptive
communications chips at IBM Research. He won an IBM Research Division award
for his work in this area. He filed 23 patents and has over 20 publications
in low-power design, communications systems, design economics, and
electronic design management. He is the Chair of the International
Technology Roadmap for Semiconductors (ITRS) Design and System Drivers
Chapters, the Chair Elect of IEEE's DATC Committee, and VSIA's R&D Chair in
2004-5. He has been on the committee of six symposiums and conferences, and
was the General Chair for Electronic Design Processes
2004 in Monterey, CA. His prior work experience includes stays at Digital
Equipment (currently HP) and LSI Logic. Juan-Antonio holds a Ph.D. in
Electrical Engineering from the University of Michigan, an M.B.A. from the
College des Ingenieurs (Paris), and a M.Sc. in Telecommunications Engineering
from the Universidad Politecnica de Madrid.
|
|
|
Mindspeed Technologies, Inc.
Keynote |
Raouf
Y. Halim, Chief Executive Officer, Mindspeed Technologies, Inc.
Bio: Mr. Halim has been a director since January 2002 and our chief
executive officer since June 2003. He was the senior vice president and
chief executive officer of the internet infrastructure business of Conexant
from February 2002 to June 2003 and the senior vice president and general
manager, network access division, of Conexant from January 1999 to February
2002.
|
|
|
|
|
|
Copyright © 2003-2010 by Savant Company Inc. All
Worldwide Rights Reserved.
Wafer images courtesy of Intel Corporation, Micron Technologies & Altera Corporation.
| |
|